






Fig. 3














Fig. 86

pc_16_eq_proga		is tang their second the second time to the second time time time time time time time time	And the wall from such had the		
130 State Idle	Youa Idmp	ag	Mo byte adr	Volr dehinder	Inder
debugger_active	1	A			
clr_debugger_active					
Insert_long_jump					
prog_mux_control					
jump_progdi <u>02</u>	B	(01)20)02	
mcu_clk_i					
proga_i 00AD)00A1)00A2		(0120	
last_cyc_i					
state_0_i					
progdi A0	[02)01	(20	(74	
opcode_name_ljmp_addr16_3					
int_mem_data_i 00					
int_mem_wraddress_i 00			(01		
int_mem_wren_i					
Int_mem_rdaddress_i A0	000	[01)20)74	
rdaddress_reg_A0		00)	(01)20	
Int_mem_rden_i					
u_int_256ram/rden					
int_mem_data_o 00					
(
19. ga					
					-
37200	37400	37200 37800 37400 37400 38 US	3,800	38	ns Ns

pc_16_eq_proga			L		
olk_i		ulle dince (Lin) the that the	Half the thing t		
state clr_debugger		elbi)			
debugger_active			-		
clr_debugger_active					
insert_long_jump	77.00				
'prog_mux_control					
jump_progdi 02					
mcu_clk_i					
proga_i 013B)00A0)00A1	, 00A2	(00A3	
last_cyc_i					
state_0_i					
progdi 02		774	(AA	774	
opcode name ret1		And the state of t	e your	mov a idata?	
			3-AOII-V	ליממומל	
69.96	111111111111111111111111111111111111111	17. 11. 11. 11. 11. 11. 11. 11. 11. 11.	111111111111111111111111111111111111111	24.00 mmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm	111111111111111111111111111111111111111
		?			






Fig. 11



	Description.	Label	Address
	Port-0	P0	80
5	Stack Pointer	SP	81
152	Data Pointer LB	DPL	82
7 -	Data Pointer HB	DPH	83
	Power Control Reg.	PCON	87
	Timer/Counter Control	TCON	88
	Timer/Counter Mode	TMOD	89
	Timer/Counter-0 LB	TL0	8A
	Timer/Counter-1 LB	TL1	8B
	Timer/Counter-0 HB	TH0	8C
	Timer/Counter-1 HB	TH1	8D
	Port-1	P1	90
	Serial Control Register	SCOM	98
	Serial Data Buffer	SBUF	99
	Port-2	P2	A0
	Interrupt Enable Register	IE	A8
/	Port-3	P3	B0
	Interrupt Priority Register	IP	B8
	BPSTA: Break Point Status Register	BPSTA	``Ein' ·
	BPL1: Break Point Register-1 (LB)	BPL1	BE SE
1	"BOREA DE LOS ESTADOS PARA A VALLE CONTRACTOR DE LA CONTR	PBH1	BF
	BNK1: Brook Doint Book Docietor 1	BNK1	BF C0
\		BPL2	
\	BPL2: Break Point Register 2 (LB) BPH2: Break Point Register 2 (HB)	PBH2	A 14 (1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
1	BNK2: Break Point Bank Register-2		
		BNK2	03
]	PI CO. PICAK I OMERICOGISCO - SIGED)	BPL3	C4
	BPH3: Break Point Register 3 (HB)	PBH3	C5
164	BNK3: Break Point Bank Register-3 BPL4: Break Point Register-4 (LB)	BNK3	C6
/01	BPL4: Break Point Register 4 (LB)	BPL4	C7
3 65	BPH4: Break Point Register 4 (HB) BNK4: Break Point Bank Register-4	PBH4	C8
1		BNK4	C9
	Time, building world and the second of the s	JTML	CA
. Independent	JTMH: Jump to Monitor Address Register (HB)	JTMH	CB
	Reserved		CC
	ineserveu	0014	CD
	SBK: Stack Break Point Register		CE
	BPCRL Break Point Control Register	BPCRL	CF.
	Program Status Word	PSW	D0
	D1 → DF is used for scratch pad		D1 → DF
	Accumulator	Α	E0
	Interrupt Enable Register-1	IE1	E8
	B Register	В	F0
	RTKTM: RTK Timer Register	RTKT	F6
	VECINT: Vector Interrupt Register	VEC1	F7'
,	Interrupt Priority Register-1	IP1	F8
	PCL: PC Copy Register (LB)	PCL III	F9.
166 {	PCH: PC Copy Register (HB)	PCH	FA
_		WDCR	FB
	MCNFG: MCU Configuration Register		FC.
	WSGEN: Wait-State Generator Register	WSGEN	FD
	DSOVL: Data-Space and Overlay Definition Register	OVLAY	FE
	BANK: Bank Select Register	BANK	FF
Į.		i TibriMaddaha	5:*



	7	6	5	4	3	2	1	0	
	A7	A6	A5	A4	A3	A2	A1	A0	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	J
	Ele-	:Names	Reset		Unicitions			F420118	
	7-0	A[7:0]	00h	St	tack addres	s, used to c	ompare aga	inst the Sta	ick. If a trap condition is detected a
190					1 :				

Fig 15

E E 3 0 BPE STE S1 S0 BE4 BE1 BE3 BE2 R/W RW R/W R/W R/W R/W R/W R/W Bit Name & Resettle Resettletion BE1 Address Break point-1 control bit. 0 0 BE1 =0 Address Break Point-1 is disabled BE1 =1 Address Break Point-1 is enabled. If a match is decoded, the Jump logic will be triggered. BE2 1 Address Break point-2 control bit. 0 BE2 =0 Address Break Point-2 is disabled BE2 =1 Address Break Point-2 is enabled. If a match is decoded, the Jump logic will be triggered. 2 BE3 0 Address Break point-3 control bit. BE3 =0 Address Break Point-3 is disabled BE3 =1 Address Break Point-3 is enabled. If a match is decoded, the Jump logic will be triggered. 3 Address Break point-4 control bit. BE4 0 BE4 =0 Address Break Point-4 is disabled BE4 =1 Address Break Point-4 is enabled. If a match is decoded, the Jump logic will be triggered. 5-4 S[1:0] 00b Stack Trap Condition. 00b = NO Stack Trap (Stack Trap is disabled) 01b = Stack Trap on SP = SBK 10b = Stack Trap on SP < SBK 11b = Stack Trap on SP > SBK STE 0 Single step enable/disable control bit. See Single Step for more explanation. STE =0 Single step is disable STE =1 Single step is enabled BPE 0 Global Debugger Enable/Disable control bit. The debugger logic is disabled. NO break can happen. However writing BPE =0 to ALL debugger registers is possible. BPE =1 The debugger logic is enabled.

7ig. 16

		6	5	4	3	2	1	00	
	RES	EA	SSP	SB	B4	B3	B2	B1	
	W/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O	The second secon
		Kane	1 (43-1)		(nego)		والحبير		
	0	B1	0	} ——		eak point-1 s			
1			1		1 =0				d a break condition.
\	1			l B	1 =1				1 caused the break condition. This "80h" to this register.
)	1	B2	0	A	ddress Br	eak point-2 s		WCO WINE	bott to this register.
/	1			<u> </u>	2 =0			didn't cause	d a break condition.
210			1		2 = 1				break condition. This bit will be
				'		cleared whe			
	2	B3	0	A	ddress Br	eak point-3 s			
ĺ			ļ		3 =0			didn't cause	d a break condition.
ł				В	3 =1				break condition This bit will be
						cleared whe	n MCU writ	e "80h" to th	is register.
Í	3	B4	0	Α	ddress B	eak point-4 s			
1				В	4 =0	Address Bre	eak Point-4	didn't cause	d a break condition.
(В	4=1				break condition This bit will be
`	\	100	1			cleared whe	n MCU writ	e "80h" to th	is register.
./	4	SB	0	ļ		status bit.			
			1		B =0			ed a break c	
212	i	1	· ·	5	B = 1	MCU write			tion This bit will be cleared when
g. 7. 3	5	SSP	10	S	ingle step	Break point		register.	
212 5				<u> </u>	SP =0			didn't caus	ed a break condition.
/M					SP =1				break condition This bit will be
214 周 本 216 为			1			cleared whe	en MCU wri	te "80h" to tl	nis register
4.1	6	EA	0				of EA bit wh	en in debug	mode. See Single Step for more
, ,					xplanation		al a al		
210	ļ					errupt is disab errupt is enab			
2	7	RES	0					to this reas	ster will Write-protect ESFR[BE-CF],
وللكيسم				l e	nable the	PCL/PCH up	date and cl	ear B[4:1] b	its. This bit is read as "0". Writing a
218 11	L	1		"5	55h" to thi	s register will	unprotect l	SFR[BE-CI] but not clear the status bits.
2/8 N N M					1	,			
					/	ig. 17			
200					·	0 ''			
	·								
	_		_	4	2	2	1	0	
	7 P7	6 P6	5 P5	<u>4</u>	3 P3	P2	P1	PO	7
	R/O	R/O	R/O	RVO	R/O	R/O	R/O	R/O	
		PAREITORI	Wittenston					1 10 00	
	7-0	P[7:0]	00h	1 L	ow byte c	of the PC. Thi	s value is la	tched by the	Break point logic and can be read
	' "	1. []		0	nly by MC	CU. Monitor v	vill use this a	address to re	esume the application.
\sim	,								
/		•							
220									
-	7	۵	5	4	3	2	1	0	
	7 P15	6 P14	P13	P12	P11	P10	P9	P8	7
	R/O	RVO	R/O	R/O	R/O	R/O	R/O	R/O	
	E	Kane	Resilie		1110 2013	1			The same of the sa
	7-0	P[7:0]	00h	-	ligh byte	of the PC. Th	is value is l	atched by th	e Break point logic and can be read
					only by Mo	CU. Monitor v	vill use this	address to r	esume the application.
	• *								
<i></i>						. A	1		

71g.18